JPH03808B2 - - Google Patents
Info
- Publication number
- JPH03808B2 JPH03808B2 JP60114689A JP11468985A JPH03808B2 JP H03808 B2 JPH03808 B2 JP H03808B2 JP 60114689 A JP60114689 A JP 60114689A JP 11468985 A JP11468985 A JP 11468985A JP H03808 B2 JPH03808 B2 JP H03808B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- collector
- input
- whose
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/26—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback
- H03K3/28—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback
- H03K3/281—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator
- H03K3/286—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of bipolar transistors with internal or external positive feedback using means other than a transformer for feedback using at least two transistors so coupled that the input of one is derived from the output of another, e.g. multivibrator bistable
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60114689A JPS61273012A (ja) | 1985-05-28 | 1985-05-28 | フリツプフロツプ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60114689A JPS61273012A (ja) | 1985-05-28 | 1985-05-28 | フリツプフロツプ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61273012A JPS61273012A (ja) | 1986-12-03 |
JPH03808B2 true JPH03808B2 (en]) | 1991-01-09 |
Family
ID=14644171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60114689A Granted JPS61273012A (ja) | 1985-05-28 | 1985-05-28 | フリツプフロツプ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61273012A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09153593A (ja) * | 1995-11-30 | 1997-06-10 | Nec Corp | BiMOS論理回路 |
-
1985
- 1985-05-28 JP JP60114689A patent/JPS61273012A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61273012A (ja) | 1986-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4647799A (en) | Full and fractional swing with adjustable high level ECL gate using a single current source | |
US4804868A (en) | BiMOS logical circuit | |
US3927333A (en) | Electronic circuit comprising complementary symmetrical transistors | |
US5053643A (en) | Integrated circuit including output circuit having input logic controlled by output logic | |
JPH03808B2 (en]) | ||
US4435656A (en) | Phase inverter circuit | |
JPS5928296B2 (ja) | 電流スイツチ論理回路 | |
JP2760017B2 (ja) | 論理回路 | |
US4194131A (en) | Tristate logic buffer circuit with enhanced dynamic response | |
JPH0659028B2 (ja) | 論理回路 | |
JP3250169B2 (ja) | バイポーラトランジスタとして構成される第1スイツチング素子を有するスイツチ | |
EP0523747A1 (en) | Latch circuit | |
US4007384A (en) | Noninverting current-mode logic gate | |
JPS58190132A (ja) | 飽和型論理回路 | |
JPH0349474Y2 (en]) | ||
JPS6113413B2 (en]) | ||
JP2829773B2 (ja) | コンパレータ回路 | |
JP2789746B2 (ja) | 3値論理回路 | |
JP2829949B2 (ja) | レベル変換回路 | |
JPH0671176B2 (ja) | 出力回路 | |
JPH0234211B2 (en]) | ||
JPS6412417B2 (en]) | ||
US4189738A (en) | Semiconductor integrated circuit device | |
JPH0735454Y2 (ja) | パルス幅伸張回路 | |
JPH07105710B2 (ja) | 論理回路 |